It is reported a continuous-time neural network in CMOS that uses memristors. These nanodevices are used to achieve some analog functions such as constant current sourcing, decaying term emulation, and resistive connection; all of them representing parameters of the neural network. The expected dynamics of this silicon circuit with these functional memristors is demonstrated via SPICE simulations based on 0.5 μm, n-well CMOS technology. The neural circuit is operative by finding the optimal solution of smallsize combinatorial optimization problems, namely: "Assignment" and "Transportation". It was chosen fast switching titanium dioxide memristors, which are modeled with nonlinear window functions and tunneling effect with the TEAM paradigm. This analog network belongs to an early recurrent model, which is electrically redesigned to take into account memristive arrays but keeping its original convergence properties. The behavioral and electrical analysis is done via Simulink-SPICE simulation. The outcome VLSI functional blocks combine both current and voltage to represent the variables in the recurrent model.
Introduction
The nonlinear and dynamic i -v characteristics of the nanoscale memory component or memristor were reported by HP Labs [1] . This electrical component was described earlier in the theoretical work by Chua (see first reference in [1] ). The memristor represents a modern focus of attention with various topic avenues: from proposing its technology with different materials [2, 3] to introducing it in parallel models of computing approaches with bases in complex systems [4, 5] . Furthermore, it is envisaged that the electronic design activity has potential possibilities of creating emerging analog and digital systems [6] , where the memristor might be introduced as an innovative element. In the academic context, there are electronic designs oriented to demonstrate analog systems based on the Hopfield network configuration, where the traditional weighting resistive elements can be replaced by memristors. This replacement can be implemented in standard electronic technology. In this direction, works in [7, 8] deal with two demonstrative prototypes: a 4-bit ADC converter and an associative memory. Taking in particular the Hopfield model as an optimizer, it can tors terminals, 2) Combining both Off and On-state resistances in a group of memristors, i.e. a dynamic decaying current source with a predetermined peak value was obtained and, 3) Selecting dynamically one of two memristors, i.e. a constant-value bidirectional resistor was emulated.
The memristor and its model for circuit design
At present, the memristor is modeled with high-performance software, reproducing its nonlinear and frequency dependence when continuous-time signals are applied to its two terminals. The suitable electrical relation in circuit design is i -v ; for the memristor, it comes from observing the Constitutive Relation [11] ; it is reproduced in (1) , where φ is the magnetic flux and q is the electrical charge.
f M ( φ, q ) = 0 (1) Using (1) the memristance or R ( q ) is defined in (2) . Therefore, the i -v function of the memristor is defined in (3) .
The main feature that is drawn from (3) is shown when i = 0 at time t 0 , then the memristor stores charge and memorizes the last memristance value, e.g. R = R ( q at t 0 ). A generalization of (2) and (3) supports circuit-theoretic properties of the memristor, which are expressed by (4) and (5) . Where, x = (x 1 , x 2 , . . . x n ) represents a state-variable vector.
Both (4) and (5) have minimal representation by reducing x to a scalar-variable x ; the common case is when x measures the relative position of a frontier between two adjacent and variable resistive regions in the fabricated nanomaterial. In principle, a low resistivity region that contains moving oxygen vacancies can displace into the other region of high resistivity due to the flow of current in the memristor. Whether w is the width of the region with oxygen vacancies and D is the width of the memristor, the state-variable is given by x = w/D . Most memristor models approach the i -v function observing a nonlinear ion drift behavior [12] and tunneling [13] as dominant conduction mechanisms. They might provide numerical means of the charge-kinetics identification in nanometric materials. However, computation effective features are preferred in memristive circuit design; the TEAM model itself is suitable [14] . In TEAM, x is introduced by modeling dx/dt . This expression is given in (6) 
In (6), k off , k on , α off , α on , i on and i off are parameters that fit the model with experimental data. Finally, the i -v relation is nonlinear in x according to (7) .
R ON and R OFF are the resistances at x = x on and x = x off , respectively, and λ = ln ( R OF F / R ON ) . The TEAM model was introduced in the circuit design community and oriented to fast digital systems. These characteristics are useful in the recurrent neural network as can be appreciated further.
Memristance for design
The static and dynamic states of the memristor with fast switching features, support the neural network design in this work. The static states are either R ON or R OFF whereas the dynamic states are characterized by dx / dt as a changing resistance. R ON and R OFF are available when the current does not change the direction; therefore, the signal voltage polarity at the memristor terminals should be kept during the analog process. In Fig. 1 , the initial resistive states are within the interval R ON < R M < R OFF (on the left) and the ending states after flowing the current I m through the memristor (on the right); where R M is the resistance value of the memristor. For the changing resistance case, when dx / dt is not zero, we take advantage proposing a parallel-series configuration that is suitable to emulate a transient current, whose initial or peak value I MS can represent a parameter of the neural network namely, λc i, j exp ( −t/τ ) which is introduced later. Fig. 2 presents a conceptual diagram of this configuration, where the analog differential potential (V + )-(V −) starts to change from zero to V M at time T START . V M is an analog voltage that should be found to reach the initial or peak current I MS . Before this transient occurs, the series memristors are in the On-state resistance and the parallel ones in the Off-state resistance. The current through the series memristors causes a change in their individual resistance towards the value R OFF , decreasing I m down to I MF . Although there are reported analytical expressions that would approximate the transient current I m , see for example [15] , we use the TEAM model to observe that I m decays from I MS toward I MF . This transient characteristic replaces that one originally described by a discharging capacitor through a resistor in the electrical neural model [10] . Using Ohm ś Law and considering that there are S M series memristors and P M parallel memristors in Fig. 2 , the initial (or Peak) and final currents I MS and I MF are given by (8) and (9) , respectively. Fig. 2 . Transient current in a memristive array. Using S M series memristors connected with S P parallel memristors, whose initial memristance is set at R ON and R OFF , respectively, can emulate a decaying current I m when a voltage step is applied at time T START . The peak current I MS is established according to (8) . The final current I MF approaches the value in (9) .
Changing the number of series or parallel memristors and fixing the voltage difference (V + )-(V-) , we can find V M that satisfies the condition I m = I MS . Finally, as a design constraint, we should observe that (V + )-(V-) is limited to an interval.
Recurrent neural network
The supporting theory refers to an analog neural network model with n neurons, where the reference neuron N i recurrently connects the other ones through weighting factors W i, j and whose dynamics ends up solving linear programming problems. The network configuration of this model is built with neurons arranged as a vector, where W i, j with i, j = 1, 2,…n can be represented by a symmetric matrix W as shown in Fig. 3 . There exists a selfconnection, whose weighting factor is W i, i . Using the intermediate variable z i , the state variable u i relates with v j according to (10) and (11) , with i = 1, 2,…. Therefore, neuron N i integrates du i = z i dt , where u i is the argument of a sigmoid function as denoted in (12) to provide v i . β is a gain factor.
In particular, for a linear programming problem, whose statement is
The matrix W in the recurrent neural network is defined by (13) [16] , where η is a positive scalar parameter. 
du dt
In (14) , the column vector c decays in time due to ξ (0) exp( −t/τ ) ; where, ξ (0) and τ are the initial (or peak) value and the time constant, respectively. Wang [16] demonstrated the stability and convergence to near optimal solutions of the recurrent neural network described by the set of equations in (14) , which are suitable for circuit implementation in VLSI design. Wang also established a methodology of electrical networks with similar convergence properties in the case of combinatorial optimization problems [10] , leading to a matrix of n by n neurons i.e. organized in n rows by n columns. The new network configuration uses neuron, as shown in Fig. 4 , in a matrix array, where the factor Q is equal to -1 if k = i or l = j , otherwise Q is zero. This factor establishes connections with neurons in the same column and row of the reference neuron N i,j . There are only lateral inhibitory connections, all of them having the same value -W 0 , also there exists a self-connection whose weighting factor is -2 W 0 .
The individual state equations that formulate the "Assignment" problem [17] are given by (15) and (16) , where k and l are columns and rows counters, respectively.
In (15) , the term -η that multiplies the summations is the inhibitory weighting factor in the lateral connections; 2 η represents a threshold; c i, j belongs to the set of costs in a problem, and decays in time due to exp( −t/τ ) and λ which is a constant. According to our experimental results, it is convenient to replace (16) by the inverting sigmoid, which is defined in Eq. (17) . (17) We remark that c i, j and 2 η are the entries of new matrices: C and θ, respectively. c i, j and 2 η electrically use memristors to encode "Assignment" and "Transportation" problems, treated below as demonstrative applications.
Electrical configuration of the neuron
In this section, we show the analog components that build the recurrent neural network, which solves the "Assignment" and "Transportation" problems. In Fig. 5 are shown the processing components in terms of voltage and current variables for the reference neuron N i,j shown in Fig. 4 . The weighting factors W 0 are taken as conductances proportional to 1/ R 0 , where the set of resistors whose individual value R 0 provides a current that is summed along Below is the analytical description of this electrical system that leads to a differential equation that is equivalent to (15) , considering that the existing connections are those that fulfill the condition: P is equal to 1 if k = j or l = i (otherwise, P = 0 and, there is no connection).
Applying Kirchhoffś Current Law at the input of the current amplifier, Iz i, j is expressed as
The term −( 2 nV re f ) / R 0 acts as a bias voltage. Its effect can be reduced to zero by setting Iset to
Thus, (19) is simplified to
We should note that the summation in (21) contains a selfconnection, whose value is 2/ R 0 .
The next expression after (21) 
(22) is equivalent to (15) but with converse signs on the terms of the right hand side to be taken into consideration with the inverting sigmoid function. Table 1 relates electrical and model parameters.
The analog input currents I θ i, j and Ic i, j are the entries of the matrices θ and C , respectively that represent the combinatorial optimization problems in this work.
Analog CMOS circuits
We have chosen a low cost standard 0.5 μm, n-well, CMOS technology to design the analog neural network circuits, that were simulated as 3-by-3 matrices of neurons. The power supply VDD is 5 V. The BSIM3v3 MOSFET model electrical parameters of this CMOS technology are provided by ON-Semiconductor to run on the ICNanometer Suite by Mentor.
The CMOS circuits that form the Current Amplifier and the Inverting Sigmoid Function are shown in Figs. 6 and 7 a, respectively. The W/L ratio of the transistors is shown as μm/μm (this nomenclature applies for all the electrical diagrams). This Current Amplifier is useful for signal processing applications in current-mode designs [18] . It works following the translinear principle of the loop formed by transistors M1, M2, M3 and M4 transferring Vref to the input. It has unitary gain. Vref = VDD/2 was chosen. Fig. 7 a is a push-pull analog amplifier, whose gain and DC transfer function are set by the transistors size, approximating the inverting nonlinear sigmoid function in (17) and shifting to the first quadrant. Fig. 7 b presents Vv i, j versus Vu i, j of the push pull amplifier, where the gain at Vv i, j = VDD/2 is moderate.
Memristive components
The TEAM model was implemented with Verilog-A instructions [19] . They were run on the IC-Nanometer Suite by Mentor. Table 2 presents the values of the parameters used in the simulations of the recurrent neural networks. These values correspond to the memristors used whose technology is oriented to fast digital electronics [20] . Using the values in Table 2 and the setup in Fig. 8 a, the obtained simulated response is shown in Fig. 8 b, where the frequency of the sinusoidal signal covers the range: 1 MHz < f < 3 MHz. top to down) for 1 MHz, 2 MHz and 3 MHz. In Table 2 , doing dt = 1 × 10 −9 s allows saving computation time. We simulated lots of networks setting their individual integrating capacitors C INT at initial conditions of combinatorial cases of either 0 V or 5 V and choosing the best solution.
In Fig. 5 , the set of resistors, whose number by neuron is takes part of the design. This memristive strategy reduces active electronics to a minimal and gets a high output resistance. Based on the electrical simulation, Vg 1 and Vg 2 are determined for specific DC currents of Iset /2 and I θ i, j , which are shown in Fig. 12 a In the circuits that approach the currents Iset /2, I θ i, j and Ic i, j the source terminal of the series transistor sets the voltage across the corresponding memristive array following to Vg 1, Vg 2 and Vg 3, respectively. At this point, Fig. 10 deserves noting that it is designed for Iset /2 due to functionality reason namely, the series p-MOS transistor works properly. The actual current source Iset is implemented by two parallel circuits providing a current equals to Iset /2 each. 
Analog solution of the "Assignment" problem
In this section, we present the solution of "Assignment" problems using the memristive recurrent neural network. Considering Table 3-A are shown the numerical costs and their respective electrical currents Ic i, j in μA of 3 "Assignment" problems identified as Netwk1, Netwk2 and Netwk3. Table 3 -B shows their analog solution in volts along with the expected numerical solution. Fig. 16 a, b and c presents the electrical traces Vv i, j of Netwk1, Netwk2 and Netwk3 based on the SPICE simulations. Comparing the analog solution with the numerical solution, we observe that both are equal, considering that if Vv i, j is nearly 5 V or 0 V, it is read as "1" or "0", respectively. Appendix A presents an algebraic analysis of the "Assignment" problem for completeness.
Analog solution of the "Transportation" problem
In this section, we present the solution of "Transportation" problems using the memristive recurrent neural network. Considering Fig. 5 for a 3-by-3 system of neurons, Eq. (20) evaluated for Vref = VDD/2 = 2.5 V, R 0 = R OF F = 500 × 10 3 Ohm, which is implemented with the circuit configuration of Fig. 10 , leads to a value of Iset = 30 μA. The value of the integrating capacitor C INT is 2.3 pF, which is proposed as 1.0 pF by design in parallel with 1.3 pF due to the gate capacitances of the inverting sigmoid function. In Table 4 -A are shown the numerical costs, and the offer and demand values of 3 "transportation" problems, identified as Netwk4, Netwk5 and Netwk6. as:
)(10 μA) and,
I θ comes from adding I ā i and I b j . Table 4 -C is the analog solution v i, j in volts from simulations. In Table 4 ( a i , b j ) ). Fig. 17 a, b and c presents the electrical traces Vv i, j of Netwk4, Netwk5, and Netwk6 respectively, based on SPICE simulations. The total costs by the memristive neural networks in Table 4 -D are lower than those by the numerical solution in Table 4 -E . Appendix B presents an algebraic analysis of the "Transportation" problem for completeness.
Comment on performance
The starting random state value of the memristors deserves a comment on the performance of the whole system. Setting every memristor at R ON or R OFF should be done before the analog computing cycle begins. Naming T SET as the setting period, T SET should be long enough to change in parallel some memristors from R ON to R OFF and the other ones conversely. From simulations, the smallest value of the computing cycle time is T PROCESS = 8.0 μs. Also, from simulations T SET > 650 ns. Defining P = 100% × (T PROCESS − T SET )/(T PROCESS ) as a Performance Figure of Merit and using the above numbers, we get P = 91%. Therefore, this analog system supports an acceptable performance.
Conclusions
This paper was motivated by the availability of advanced memristor models for circuit design, in particular the TEAM model. The studied neural network was originally modeled by its author using one-value resistive components and decaying currents, leading to linear resistors and discharging capacitors for its implementation; in contrast, we have proposed memristive/CMOS circuit configurations that behave according to the analog parameters of the neural network, solving in continuous-time mode the optimization problems. For this goal, we have chosen electrical parameter values in the TEAM model that belong to fast switching memristors; their dynamic characteristics are complementary of those used in present analog designs, e.g. slow memristive Hopfield networks. We observe that our electrical system represents an innovative system, where new configuration circuits were introduced.
This work contributes in the VLSI design area by proposing the use of memristors working in one of two memristances R OFF or R ON . This system sustains 3 features, namely: 1 ) It does not require any programming electronics but flowing current in the direction indicated in Fig. 1 , where the proper polarity in the used memristor is chosen. 2 ) Using R OFF simplifies the implementation of the current sources: Iset and I θ i,j namely, reduces transistor count and avoids external analog bias voltages. Observing the model by Dr. Wang given by (22) , where the value of the resistive interconnections R 0 is constant, it can be chosen as R OFF .
3 ) The parallel ( R OFF )-series ( R ON ) configuration presented in Fig. 14 of replacing a large capacitive and resistive element to represent the decaying term: λc i, j exp ( −t/τ ) in (15) , which is essential to set the parameters of the problem. Alternative ways of interconnecting memristors different from the crossbar architecture, which leads to cellular arrays, support the physical implementation of the analog system in this paper. Planning in robotics would be a problem for solving by this recurrent neural network. A larger memristive system based on the model by Wang, working as optimizer, is possible by redesigning the CMOS circuits already exposed.
is an original idea

Appendix A
The "Assignment" problem is a linear programming problem, whose description can be associated with the statement:
"There is the need to assign available 'resources' to 'agents' to perform a set of tasks at minimal cost".
This problem is expressed as follows.
Minimize z =
where, c ij represents one element of the cost and v ij is the decision variable.
In particular, we obtain the solution to the "Assignment" problem for a 3-by-3 system, using the recurrent neural network by Wang [10] . The mathematical formulation of the supporting analog neural network is
where, η and λ are constants. 
Sub ject to
The set of differential Eq. (A.4) has its matrix form given as
The matrix of weights W is defined as 
Replacing matrices W y θ in the below matrix form, where λ is defined as: 1/ c max , we get for the 3-by-3 system, the below algebraic analysis: 
Appendix B
The "Transportation" problem, also known as "Distribution" problem is a linear programming problem, whose description can be associated with the statement: "There is the need to transport units from a site call 'The Source' to other site called 'The Destination' minimizing the cost of sending and at the same time satisfying offer and demand restrictions".
Minimize z =
where, c ij represents one element of the cost and v ij is the decision variable. There would be slack components in order to have a square matrix of size n x n . In particular, we obtain the solution to the "Transportation" problem for a 3-by-3 system, using the recurrent neural network by Wang [10] and following the method proposed in [21] . The mathematical formulation of the supporting analog neural network is 
